

PATENT NUMBER

U.S. UTILITY Patent Application

O.I.P.E.

PATENT DATE

SCANNED

O.A.

APPLICATION NO. 09/699077	CONT/PRIOR F	CLASS 703 438 714	SUBCLASS 15 724	ART UNIT 2133 2133	EXAMINER SHARON
------------------------------	-----------------	----------------------------	-----------------------	--------------------------	--------------------

APPLICANTS

Masahiro Ishida
Takahiro Yamaguchi
Yoshihiro Hashimoto

TITLE

Method and apparatus for fault simulation of semiconductor
integrated circuit

PTO-2040
12/99

ISSUING CLASSIFICATION

ORIGINAL		CROSS REFERENCE(S)					
CLASS	SUBCLASS	CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)				

☐ Continued on Issue Slip Inside File Jacket

☐ **TERMINAL
DISCLAIMER**

DRAWINGS

CLAIMS ALLOWED

Sheets Drwg.

Figs. Drwg.

Print Fig.

Total Claims

Print Claim for O.G.

☐ The term of this patent
subsequent to _____ (date)
has been disclaimed.

☐ The term of this patent shall
not extend beyond the expiration date
of U.S. Patent. No. _____

☐ The terminal _____ months of
this patent have been disclaimed.

(Assistant Examiner)

(Date)

(Primary Examiner)

(Date)

(Legal Instruments Examiner)

(Date)

NOTICE OF ALLOWANCE MAILED

ISSUE FEE

Amount Due

Date Paid

ISSUE BATCH NUMBER

WARNING:

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)